
2009 Microchip Technology Inc.
DS40044G-page 149
PIC16F627A/628A/648A
FIGURE 17-9:
CAPTURE/COMPARE/PWM TIMINGS
TABLE 17-9:
CAPTURE/COMPARE/PWM REQUIREMENTS
Param
No.
Sym
Characteristic
Min
Typ Max Units
Conditions
50
TCCL CCP
input low time
No Prescaler
0.5TCY +
20*
——
ns
With Prescaler
PIC16F62XA
10*
—
ns
PIC16LF62XA
20*
—
ns
51
TCCH CCP
input high time
No Prescaler
0.5TCY +
20*
——
ns
With Prescaler
PIC16F62XA
10*
—
ns
PIC16LF62XA
20*
—
ns
52
TCCP CCP input period
3TCY + 40*
N
—
ns
N = prescale
value (1,4 or 16)
53
TCCR CCP output rise time
PIC16F62XA
10
25*
ns
PIC16LF62XA
25
45*
ns
54
TCCF CCP output fall time
PIC16F62XA
10
25*
ns
PIC16LF62XA
25
45*
ns
*
These parameters are characterized but not tested.
Data in “Typ” column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only
and are not tested.
(CAPTURE MODE)
50
51
52
53
54
RB3/CCP1
(COMPARE OR PWM MODE)
RB3/CCP1